courses:2019:ee512

Writing /home/fac/arijit/public_html/dokuwiki/data/cache/f/f27a5883211e29e72290df4368543921.i failed
Unable to save cache file. Hint: disk full; file permissions; safe_mode setting.
Writing /home/fac/arijit/public_html/dokuwiki/data/cache/f/f27a5883211e29e72290df4368543921.metadata failed
Writing /home/fac/arijit/public_html/dokuwiki/data/cache/7/718df441335db30a165e7d98063b03d2.i failed
Unable to save cache file. Hint: disk full; file permissions; safe_mode setting.
Writing /home/fac/arijit/public_html/dokuwiki/data/cache/7/718df441335db30a165e7d98063b03d2.xhtml failed

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision 		Previous revision
courses:2019:ee512 [2019/11/15 10:28]
arijit [Slides] 		courses:2019:ee512 [2019/11/26 07:30] (current)
arijit [Slides]
Line 24: Line 24:
   * {{ :courses:2019:ee512:verilog.pdf |Introduction to Verilog}}   * {{ :courses:2019:ee512:verilog.pdf |Introduction to Verilog}}
   * {{ :courses:2019:ee512:08_embeddedprocessor.pdf |Embedded processor}}   * {{ :courses:2019:ee512:08_embeddedprocessor.pdf |Embedded processor}}
 +  * {{ :courses:2019:ee512:07_sensors_actuators.pdf |Sensors & Actuators}}
   * {{ :courses:2019:ee512:09_memory.pdf |Memory}}   * {{ :courses:2019:ee512:09_memory.pdf |Memory}}
   * {{ :courses:2019:ee512:10_inputoutput.pdf |Input & Output}}   * {{ :courses:2019:ee512:10_inputoutput.pdf |Input & Output}}
Line 29: Line 30:
   * {{ :courses:2019:ee512:12_scheduling.pdf |Scheduling}}   * {{ :courses:2019:ee512:12_scheduling.pdf |Scheduling}}
   * {{ :courses:2019:ee512:13_verification.pdf |Verification}}   * {{ :courses:2019:ee512:13_verification.pdf |Verification}}
 +  * {{ :courses:2019:ee512:15_quantitative_analysis.pdf |Quantitative analysis}}
      
      
  • courses/2019/ee512.1573793886.txt.gz
  • Last modified: 2019/11/15 10:28
  • by arijit